

## A Reconfigurable Mostly-Digital $\Delta\Sigma$ ADC with a Worst-Case FOM of 160dB

Gerry Taylor<sup>1,2</sup>, Ian Galton<sup>1</sup>

<sup>1</sup>University of California at San Diego, La Jolla, CA

<sup>2</sup>Analog Devices, San Diego, CA



INTEGRATED SIGNAL PROCESSING GROUP

### Outline

---


- Motivation
- Review of VCO-based delta-sigma ADCs
- Overview and limitations of our 1<sup>st</sup> generation IC presented in [\[Taylor, Galton, ISSCC, Feb. 2010\]](#)
- Enhancements leading to 2<sup>nd</sup> generation IC (this work)
- Measured results and comparison table
- Conclusions

## Motivation

- Conventional continuous-time  $\Delta\Sigma$  ADCs require:
  - Low-leakage analog integrators
  - High-linearity feedback DACs
  - Low-noise reference voltages
  - High-speed comparators
  - Low-jitter clocks
- So they are increasingly difficult to design as CMOS technology scales and supply voltages reduce
- But highly-scaled CMOS technology offers very fast, dense, and low-power digital circuitry
- This work is a 2<sup>nd</sup> generation reconfigurable  $\Delta\Sigma$  ADC that avoids the above analog blocks in favor of digital circuitry


2

## Review: VCO-Based $\Delta\Sigma$ Modulator Idea




3

## Review: VCO Phase Measurement



4


## Review: 1<sup>st</sup> Generation IC Simplified Block Diagram



- Pseudo-differential to suppress common-mode noise and remove residual even-order distortion
- Calibration Unit generates NLC values in background
  - ⇒ Enables reconfigurability

5

## Limitations of 1<sup>st</sup> Generation ADC




- No digital calibration of  $V/I$  so need op-amp  
 ⇒ Op-amp needs 2.5V supply for high performance
- 65nm CMOS inverter delay ⇒ coarse quantization
- Memory in Ring Sampler ⇒ distortion
- Phase wraps limit no-overload range


The 2<sup>nd</sup> generation IC addresses these limitations as follows...

6


## 1<sup>st</sup> Gen Versus 2<sup>nd</sup> Gen V/I Converter



1<sup>st</sup> Gen V/I:



2<sup>nd</sup> Gen V/I:




- V/I linearized with op-amp feedback
- Highly nonlinear but V/I is now linearized with NLC

But linearizing V/I and ICRO with one NLC is tricky...

7

## Dither Problem with Nonlinear V/I Converter


Nonlinear V/I Nonlinear ICRO



- First-order  $\Delta\Sigma$  noise performance is poor without low-pass dither
- Common-mode dither signal works and self-cancels at the output
- Dither added after V/I to avoid adding in voltage domain
- But  $\Rightarrow V_{in}$  &  $dither$  see different nonlinearities
- NLC block corrects  $V_{in}$  nonlinearity but not  $dither$  nonlinearity  
 $\Rightarrow$  Unwanted  $V_{in}$  &  $dither$  intermodulation products

8


## Solution to Dither Nonlinearity Problem



- Differential dither self-cancels
- Even-order intermodulation products cancel
- Odd-order intermodulation terms are not significant
- 1<sup>st</sup> generation ADC also has 2 paths but there used to increase SQNR

9


## 1st Generation Calibration Unit



- Continuously updating NLC for changing  $f_s$  and PVT
  - $t_1[n]$ ,  $t_2[n]$ ,  $t_3[n]$  are  $\pm 1$  pseudo-random sequences
- [Panigada, Galton, /SSCC, Feb. 2009]

10


## 2nd Generation Calibration Unit




- Calibration unit measures nonlinearity of replica  $V/I$  and ICRO
- VCO Center Frequency Controller sets output common-mode of the circuit driving the signal converter

11


## Min Inverter Delay Limited 1<sup>st</sup> Gen ADC



Previous ICRO:  $\tau = 30\text{ps}$  so  $f_s = 1.15\text{GHz}$ :





- Quantization step size is set by the minimum inverter delay,  $\tau$
- Going from 15 to 7 elements would have **doubled  $f_s$**  but **halved the number of quantization levels**:



- **The Point:** The peak signal to quantization noise ratio (SQNR) is set by  $\tau$  in the 1<sup>st</sup> generation design

12


## Quadrature Coupled ICROs Reduce This Limitation




- **Idea:** Injection lock two ring oscillators with an offset of  $\tau/2$  to reduce the quantization noise by 6dB
- Resistors keep pseudo-differential inverters 180-degrees out-of-phase, and keep the two rings phase locked with  $\tau/2$  offset
- With 7-element ring oscillators and  $\tau = 30\text{ps}$  have  $f_s = 2.4\text{GHz}$   
 ⇒ **9dB increase in SQNR relative to 1<sup>st</sup> generation design**

13

## Hysteresis Problem in 1<sup>st</sup> Gen Ring Sampler




New design avoids problem with non-transmission-gate DFF:




14

## No-Overload Range Limitation in 1<sup>st</sup> Gen ADC



- Phase wraps when  $f_{VCO}$  is outside  $0.5f_s < f_{VCO} < 1.5f_s$





⇒ In previous design ADC overloads when  $|V_{in}| > \pi f_s / K_{VCO}$



- But, high OSR implies  $f_{in} \ll f_s$ 
  - ⇒ Use previous sample to determine if  $f_{VCO}$  is outside of  $0.5f_s$  to  $1.5f_s$  range
  - ⇒ Extend  $|V_{in}|$  range beyond  $\pi f_s / K_{VCO}$

15

## Over-Range Extension Technique




Overflow Logic:  
 if  $a[n] > 7$  and  $b[n-1] < 0$   
 then  $b[n] = \max\{-16, a[n] - 32\}$   
 else if  $a[n] < -8$  and  $b[n-1] > 0$   
 then  $b[n] = \min\{15, a[n] + 32\}$   
 else  $b[n] = a[n]$



- Over-Range Correction (ORC) extends no-overload range
- ADC saturates like a flash converter
- ⇒ No  $\Delta\Sigma$  modulator instability with large input signals


16

## Measured Overload Output




17


### Example Measured Output Spectra



### Measured PSD, HD, SNR, and SNDR



## Die Photograph



- Signal converter area = 0.040mm<sup>2</sup>
- Calibration unit area = 0.070mm<sup>2</sup>
- I and Q ADCs share one calibration unit  
⇒ Area per converter = 0.075mm<sup>2</sup>

20

## IC Performance Comparison

	This Work						1st Gen		[2]	[3]	[4]	[5]	[6]	[7]
Area (mm <sup>2</sup> )	0.075						0.07		0.7	1.5	0.45	0.9	0.15	0.4
Process	65nm G+						65nm LP		180nm	130nm	130nm	45nm	90nm	90nm
f <sub>s</sub> (MHz)	1300			2400			500	1152	640	640	900	4000	500	640
OSR	128	64	32	64	48	32	64	32	32	16	22.5	16	10	32
BW (MHz)	5.1	10.2	20.3	18.75	25	37.5	3.9	18	10	20	20	125	25	10
f <sub>m</sub> (MHz)	1*	1*	3.5*	3.5*	4.9*	7.49*	1*	2.3*	2.4	3.68	2	41	2	2
SNR (dB)	76	74	70	76	74	71	71.5	70	84	76	81.2	65.5	64	
SFDR (dB)	75	73	69	74	73	70	71	67.3	82	74	78.1	65	63.5	65
SFDR (dB)	82	82	82	81	81	77							81	72
Power Supply (V)	0.9			1.2			2.5/1.2	2.5/1.2	1.8	1.2	1.2	1.1/1.8	1.2	1.2
Power Total (mW)	11.5			39			8	17	100	20	87	256	8	6.8
Power Analog (mW)	3			7			2.5	5						
Power Digital (mW)	8.5			32			5.5	12						
FOM (dB) **	161	162	161	161	161	160	158	158	162	164	162	152	158	157
FOM2 (fJ/conv) ***	246	155	123	254	214	201	354	249	486	122	331	705	131	234

\* Worst-case input frequency value over stated BW

\*\* FOM (SNDR) = SNDR + 10 log<sub>10</sub>(BW/Power)

\*\*\* FOM2 = Power / (2BW\*2<sup>ENOB</sup>)

- Power FOM equivalent to state-of-the-art
- Much smaller die size
- Single, low-voltage power supply
- Very large max signal bandwidth

21

## Conclusion

---

- Have presented an enhanced high-performance stand-alone VCO-based  $\Delta\Sigma$  ADC with:
  - Increased maximum signal BW
  - Improved FOM  $\geq 160$ dB over entire range
  - An op-amp free signal path
  - Saturation characteristics like a flash converter
- Unlike conventional ADCs it does not require:
  - Analog integrators
  - Feedback DACs
  - Reference voltages
  - Comparators
  - A low-jitter clock
- Its performance is limited mainly by the speed of digital circuitry, so unlike conventional ADCs its performance improves as CMOS technology scales