

































Additional Design Information DCO > Unit FCE frequency step: 25 kHz > PLL feedback-controlled DCO tuning span: 1.8 MHz > SPI-controlled DCO tuning range: 2.8-3.7 GHz Divider > 6 ÷2/3 pulse swallowing stages > f_{PLL}/8-rate clock is output of 3rd ÷2/3 pulse swallowing stage Digital > All digital logic synthesized except divider and DMRO sampling circuitry > Synthesized logic clocked by f_{PLL}/8-rate clock

17









Performance Summary							
Technology (nm)	65						
Supply (V)	1.0						
Power Diss. (mW)	15.6	Power Diss. Breakdown	mA				
Area (mm ²)	0.35	Digital	4.6				
Ref Freq (MHz)	26	Reference Oscillator	0.3				
PLL Freq (GHz)	3.5	DCO and Output Buffer	9.0				
PLL BW (kHz)	140	ΔΣ FDC	1.7				
In-Band PN (dBc/Hz)	-93						
PN@1MHz (dBc/Hz)	-126						
PN@3MHz (dBc/Hz)	-138						
PN@20MHz (dBc/Hz)	-151						
Reference Spur (dBc	-81						
In-Band Fract. Spur (dBc)	-60						
			22				

Performance Comparison									
Citation	This Work	[1]	[2]	[3]	[4]	[5]	[6]		
Technology (nm)	65	90	130	130	65	55	65		
Supply (V)	1.0	1.2	1.5	?	1.2	1.5	1.5/1.2		
Power Diss. (mW)	15.6	?	39	>40	8.7	41.6	45		
Area (mm ²)	0.35	?	0.95	0.86	0.44	0.7	0.6		
Ref Freq (MHz)	26	26	50	26	35	26	78		
PLL Freq (GHz)	3.5	3.6	3.7	3.6	3.5	1.8	4.0		
PLL BW (kHz)	140	40	500	50	3400	800	1000		
Norm In-Band PN (dBc/Hz)	-93	-81	-107	-79	-101	-102	-109		
Norm PN@1MHz (dBc/Hz)	-126	-117	?	-126	?	?	?		
Norm PN@3MHz (dBc/Hz)	-138	?	-131	-136	?	-122	?		
Norm PN@20MHz (dBc/Hz)	-151	-152	-149	-152	-129	-154	-149		
Reference Spur (dBc	-81	-92	-65	-84	-61	?	-56		
In-Band Fract. Spur (dBc)	-60	?	-42	?	-58	-50	-40		
Phase noise normalized to 3.5 GHz 23									



