













































Design Details							
Technology	90 nm CMOS						
Package	56 pin QFN						
Die Size Including Pads and	2.15 mm × 3.35 mm						
Active Area	4 mm^2						
Digital Calibration	on-chip						
Voltage References	on-chip						
Worst Case Measured Resu	lts Over N	Nyquist	Band for $f_s = 1$	100 MHz			
Derror Crownline	V	DD Test	Case 1	V _{DD} Test Case 2			
Power Supplies	V _{DD} Powe		r Dissipation	V_{DD}	Power D	wer Dissipation	
Analog	1.2 V	93 mV	V	1.0 V	62 mW	92 mW	
Digital	1.0 V	17 mV	V 130 mW	0.7 V	7 mW		
Clock Generator	1.0 V	1 mW	150 11 1	1.0 V	1 mW		
Clock Drivers and DEM	1.35 V	19 mV	V	1.35 V	22 mW		
Performance with HDC and DNC On							
Peak SNR		70 d	B	68.3 dB			
SNDR at -1dBFS		68.8	dB	66.6			
SFDR at -1dBFS		85 d	B	75 dB			
2-tone SFDR at -1dBFS		86 d	B	80 dB			
Maximum INL		3.6 L	SB	3.8 LSB			
Maximum DNL		0.54 I	LSB	0.39 LSB			

Reference or Part Number	fs (MS/s)	SNDR (dBFS)	SFDR (dB)	V _{DD} (V)	P _{tot} (mW)	<i>FOM</i> 1 (pJ/step)	<i>FOM</i> 2 (pJ·V/step)
[3]	75	68	76	3	314	2.04	6.12
LTC2259	80	73	90	1.8	93	0.32	0.57
AD9233	80	70.5	90	1.8	248	1.13	2.03
ADS6123	80	72.3	89	3.3	318	1.18	3.89
LTC2260	105	73	90	1.8	112	0.29	0.53
AD9233	105	70.5	90	1.8	320	1.11	2.00
ADS6124	105	72.3	84	3.3	374	1.06	3.49
[6]	250	65.9	82	1.8	150	0.37	0.67
This work	100	69.8	85	1.2	130	0.52	0.62
This work	100	67.6	75	1.0	92	0.47	0.47
							$=\frac{SNDR-3}{6.02}$

Design Issues
Limitations of our design
 HDC convergence time is 120 seconds
 Stages 2-6 are not optimized so area and power are higher than necessary
Practical solutions
 HDC auto-calibration phase would reduce convergence time to < 1 second
 Fewer bits per stage after stage 1 and more aggressive scaling would reduce power and area
2



