



































Other IC Details

- **Divider**: Pulse-swallowing 2/3 dividers; 2 stages CML, 5 stages CMOS
- **VCO**: $-g_m$ CMOS LC; coarse switched-capacitor tuning in 12MHz steps
- Loop Filter: On-chip; Poly and MiM capacitors; poly resistors with coarse tuning to account for PVT shift
- Test Features:
 - > can select the SR or a 2^{nd} -order $\Delta\Sigma$ modulator
 - > can disable the offset current pulse generator
 - > can enable conventional loop filter operation

18

Typical Measured Close-In Fractional Spur ΔMkr1 50.00 kHz -70.45 dB Ref -20.00 dBm Atten: 6dB 0 dB/div Successive Requantizer 30.0 With offset current 40.0 With sampled loop filter -50. 70.45 dB 60.0 80. 90 Span 250.0 kHz Sweep (FFT) ~810 ms (1001 pts) Center 2.4359500 GHz #Res BW 9.1 Hz **VBW 9.1 Hz** 19





Performance Table		
Design Details		
Technology	0.18 um 1P6M CMOS	
Package and die area	32 pin TQFN, $2.2 \times 2.2 \text{ mm}^2$	
Reference frequency, output frequency band	12 MHz, 2.4 – 2.5 GHz	
Measured loop bandwidth	975 kHz	
Measured Current Consumption ($V_{DD} = 1.8$ V)		
VCO and divider buffer	5.9 mA	
Divider	7.3 mA	
Charge pump, PFD, and buffers	8.6 mA	Core
Offset current pulse generator	0.6 mA	27.1 mA
Digital	1.9 mA	
DAC	2.8 mA	
Bandgap ref, crystal buffer, external buffer	9.8 mA	
Measured Fractional-N Performance		
Phase noise at 100 kHz	-98 dBc/Hz	
Phase noise at 3 MHz	-121 dBc/Hz	
Worst case inband fractional spur [†]	-64 dBc	
Worst case reference spur	-70 dBc	
[†] Over 4 IC copies each measured with 100 values of 0 < α < 1 22		



Conclusion Have identified the ΔΣ modulator as a major source of fractional spurs in fractional-*N* PLLs. Have demonstrated the SR, as a replacement for the ΔΣ modulator, significantly mitigates the problem. Have used a charge pump offset technique to realize the benefits of the SR and a sampled loop filter to prevent the offset technique from causing a large reference spur. Have demonstrated state-of-the-art fractional and reference spur performance based on these techniques in a phase noise canceling fractional-*N* PLL.