

## **Second and Third-Order Successive Requantizers for Spurious Tone Reduction in Low-Noise Fractional- $N$ PLLs**

Eythan Familier<sup>1,2</sup> and Ian Galton<sup>1</sup>

<sup>1</sup>University of California at San Diego, La Jolla, CA

<sup>2</sup>Currently at MaxLinear, Carlsbad, CA




INTEGRATED SIGNAL PROCESSING GROUP

### **Outline**

---


- Fractional- $N$  PLL background
- $\Delta\Sigma$  modulator nonlinearity-induced fractional spurs
- A fundamental spur reduction limitation in digital quantizers
- Spur-mitigating 2<sup>nd</sup> and 3<sup>rd</sup>-order  $\Delta\Sigma$  modulator replacements
- A technique to linearize charge pump response
- PLL implementation
- IC measurements

### Conventional Fractional-N PLL



➤  $v_{vco} = \sin(2\pi f_{PLL}t + \theta_{PLL}(t))$   
↖ phase error


➤ Quantization noise and its *running sum*  $t[n]$  contribute phase noise and spurs to  $\theta_{PLL}(t)$



- If frequency divider is resynchronized to VCO edges:  
only  $t[n]$  contributes phase noise and spurs


3

### Fractional Spurs from PLL Nonlinearities



PLL nonlinearities  
⇒ spurs


Example: PLL with  
2<sup>nd</sup>-order ΔΣ mod,  
1% CP mismatch



➤ Spurs arise from nonlinear distortion of  $t[n]$ :  
phase error contains terms with  $t^2[n], t^3[n], \dots$


4

## Building A Quantizer With Spur-Free $t[n]$ , $t^2[n]$



5

## Making $t[n]$ Spur-Free




6

## Making $t^2[n]$ Spur-Free

- We also want the probability distribution of  $t[n]$  to make the mean of  $t^2[n]$  constant at each  $n$

➤  $t^2[n] = \text{integer seq} - \text{fractional part}$



- But with  $|t[n]| \leq 1$ , there are not enough degrees of freedom to make the means of both  $t[n]$  and  $t^2[n]$  constant!
- Can get more flexibility if  $t[n]$  is bounded by 2 instead of 1
  - Can make means of  $t[n]$ ,  $t^2[n]$  constant  $\Rightarrow t[n]$ ,  $t^2[n]$  are spur-free
  - But quantization noise increases

7


## A Fundamental Limitation of Digital Quantizers

- Previous result is general:
  - if  $|t[n]|$  is always  $\leq K$  at least one of  $t[n]$ ,  $t^2[n]$ , ...  $t^{2K}[n]$  has spurs
  - True for any digital quantizer

[Familiar, Galton, *IEEE Trans. Signal Processing*, May 2013]

- In dithered 2<sup>nd</sup>-order  $\Delta\Sigma$  modulator  $|t[n]| \leq 1$

$\Rightarrow t^2[n]$  always has spurs!



- Can design a new digital quantizer with a larger  $t[n]$  range to
  - improve frac spur performance 😊
  - but will get higher quant noise power 😞

8

### A $\Delta\Sigma$ Mod Replacement

Wang et. al.  
ISSCC 2008

- Successive requantizer (SR) quantizes input:  $2^{16}\alpha$  one bit at a time
  - Quantization block adds  $s_d[n]$  to input and divides result by 2
- Quant noise is a weighted sum of  $s_d[n]$  seqs
- Quant noise running sum is a weighted sum of  $t_d[n]$  seqs
 

$$s_d[n] \rightarrow \frac{1}{1-z^{-1}} \rightarrow t_d[n]$$



$s_d[n]$  seqs are *designed* to have desired quant noise properties



9

### New Successive Requantizers

- Previously:  $s[n], \dots, s^5[n]$  and  $t[n], t^2[n], t^3[n]$  are spur-free
  - $s[n]$  is high-power 1<sup>st</sup>-order shaped noise
  - ⇒ **PLL needs calibrated quant noise cancellation (QNC)**
- This work: two successive requantizers with low-power  $s[n]$ 
  - 2<sup>nd</sup>-order shaped  $s[n]$  with spur-free  $s[n], t[n], t^2[n]$  and  $t^3[n]$
  - 3<sup>rd</sup>-order shaped  $s[n]$  with spur-free  $s[n]$  and  $t[n]$
  - ⇒ **great frac spur performance and no QNC needed**

10






## Successive Requantizer vs $\Delta\Sigma$ Modulator

- Better frac spur performance
    - 15 dB spur difference between 2<sup>nd</sup>-order  $\Delta\Sigma$  mod and SRs
    - 3-5 dB spur difference between 3<sup>rd</sup>-order  $\Delta\Sigma$  mod and SRs
  - No dither
    - ⇒ Improved low-frequency phase noise
  - No short-term quant noise spectral fluctuations
  - Higher phase noise at high frequencies
    - Not an issue if LPF attenuates noise
  - Larger number of output and quant noise levels
    - Higher CP phase noise
- SR could be optimized for even better frac spur performance, but at the expense of quant noise power. Instead:  
 improve frac spur performance by linearizing CP response

15

## Charge Pump Nonlinearity


- Frac spurs can occur from mixing of ref and VCO-aligned signals
    - PLL should lock at a *phase offset* to let PFD disturbances settle
- [Wang et. al. ISSCC 2008]:



16


## Charge Pump Linearization

- This work: PLL timing modified to let CP currents settle
  - Divider has 2 outputs separated by constant delay
  - PLL locked  $\Rightarrow v_{ref}$  edge falls between  $v_{div0}$  and  $v_{div1}$  edges
  - $d$  is high from  $v_{div0}$  to  $v_{ref}$  edges
  - $u$  is high from  $v_{ref}$  to  $v_{div1}$  edges




17

## PLL Implementation




18


## Measured Phase Noise With 2<sup>nd</sup>-Order SR



19

## Measured Phase Noise With Each Quantizer





### Performance Summary

	[3]	[5]	[6]	This work
<b>Tech (nm)</b>	180	180	40	65
<b>Supply (V)</b>	1.2	1.8	1.0 / 2.0	1.0 / 1.2
<b>Power (mW)</b>	66.42	46.8	9.1	19.52
<b>Area (mm<sup>2</sup>)</b>	4.84	3.24	0.046	0.341
<b>Ref freq (MHz)</b>	12	38	26	26
<b>PLL freq (GHz)</b>	2.4	6.12	2.002	3.35
<b>BW (kHz)</b>	975	1000	1500	48 <sup>a</sup>
<b>In-band phase noise (dBc/Hz)</b>	-98 @100kHz	-102 @300 kHz	-91 @5kHz	-87.5 @10kHz
<b>Out-of-band phase noise (dBc/Hz)</b>	- -121@3MHz	- -130@3MHz	- -105@3MHz -115@10MHz	-126@1MHz -137@3MHz -145@10MHz
<b>Frac spur (dBc)</b>	-64	-61	-70	-72
<b>Ref spur (dBc)</b>	-70	-78	-87	-79

<sup>a</sup> BW chosen to optimize phase noise for 2<sup>nd</sup>-order ΔΣ mod

22

## Conclusion

---

- Presented 2<sup>nd</sup> and 3<sup>rd</sup>-order successive requantizers as  $\Delta\Sigma$  modulator replacements for fractional spur reduction in PLLs
- Demonstrated performance in an IC PLL
  - PLL linearizes charge pump response with timing technique
  - PLL has lowest in-band fractional spurs to date